Competent Engineering professional offering foundation in engineering project management and design. Detail-oriented, organized, Works at fast pace to meet tight deadlines.Ability to handle multiple projects simultaneously with a high degree of accuracy.
Hardware Languages: Verilog, System Verilog EDA tools: Xilinx: ISE - Vivado, Altera: Quartus, VCS, Modelsim, Verdi, Cadence- Schematic, Virtuoso, DCcompiler Scripting Languages: TCL, Python, UNIX shell scripting Programing language: Assembly Language (8085/8086, 8051&PIC-18, KCPSM6) Bench Equipment’s: Oscilloscopes, Spectrum Analyzers, logic analyzers, NI PXIe-6544 and Power supplies
Was awarded with several Division Recognitions award for my contribution towards POC, Tape outs and Verification/Validation Effort across different projects.
One of Inventor for US patent on RLS- DCD Adaptation hardware accelerator for interference cancellation in Full- Duplex Wireless systems (9935615) and energy efficient polynomial kernel generation full duplex radio communication (9893746 B2).
Culture: I am a strong team player, doesn’t shy away to work with cross domain teams, excellent communication skills and flexible.