Junior Package Engineer
Rigger Micro Technologies
05.2024 - 08.2024
- Full experience in designing 4-layer BGA packaging for multiple chips
- Design the circuit between multiple chips on a 4-layer PCB with Cadence according to the customer's requirements, and construct the gold bonding wires used to create electrical connections between the semiconductor die inside the package and the package's internal circuitry