Summary
Overview
Work History
Education
Skills
Timeline
Projects
ad
Devin  Jiang

Devin Jiang

Tempe,AZ

Summary

Highly motivated Computer Systems Engineering graduate seeking a challenging entry-level role in hardware engineering, embedded systems, or software development to contribute to innovative projects.

Overview

3
3
years of professional experience

Work History

Reliability Physics Engineer Intern

Microchip Technology Inc.
Chandler, AZ
05.2024 - Current
  • LabVIEW-to-Python Automation: Led the conversion of legacy LabVIEW automated measuring system to Python, modernizing the reliability tester process and reducing manual intervention.
  • Automation & Scripting: Developed Python and Bash scripts to streamline lab data processing, significantly enhancing testing throughput.
  • AI/ML Implementation: Led the development of an AI agent flow for RAG-based Failure Analysis, integrating locally run LLMs and on-prem vector databases for document analysis and improved root cause analysis.

Senior Calibration Intern

NCI
Scottsdale, AZ
05.2023 - 05.2024
  • Performed NIST-traceable instrument calibrations, interpreting technical documents and schematics for accurate execution.
  • Analyzed calibration data using statistical methods (linear regression, least squares) and generated comprehensive reports detailing findings and discrepancies.

IT and Networks Intern

Western Technologies Inc.
Scottsdale, AZ
03.2022 - 08.2023
  • Resolved complex hardware and software issues to ensure optimal system functionality for end-users.
  • Gained practical experience with Azure AD, Office 365, and network infrastructure (switches, firewalls, etc.).

Education

Bachelor of Science - Computer Systems Engineering

Arizona State University
Tempe, AZ
05.2025

Skills

  • Java, C, C, MATLAB, MIPS32, Python, LabVIEW
  • Computer architecture
  • Git, Bash, PowerShell, and Linux
  • FPGA experience (Verilog) and embedded systems (I2C, SPI, UART, PWM, ADC, GPIO)
  • Azure AD, Microsoft Office 365 management
  • LLMs, RAG, Generative AI, Gen AI Tools, and AI Agents
  • Scikit-Learn, LangChain, LangGraph, Ollama
  • Software QA and Testing

Timeline

Reliability Physics Engineer Intern

Microchip Technology Inc.
05.2024 - Current

Senior Calibration Intern

NCI
05.2023 - 05.2024

IT and Networks Intern

Western Technologies Inc.
03.2022 - 08.2023

Bachelor of Science - Computer Systems Engineering

Arizona State University

Projects

Xilinx Nexys A7 FPGA Systolic Matrix Multiplier  (ASU)

  • Developed a 4x4 systolic matrix multiplier on Xilinx Nexys A7 FPGA, utilizing BRAMs for efficient memory and applying advanced FPGA design principles.
  • Optimized design performance through Vivado IDE timing analysis and resource utilization review, addressing timing violations and improving overall efficiency.

Autonomous Path Navigation Robot (ASU)

  • Designed and implemented an autonomous robot using the FRDM KL46Z microcontroller, integrating a TCS34725 color sensor for intelligent, color-guided navigation, and servo-driven ultrasonic sensor for dynamic obstacle detection and avoidance.
  • Developed embedded C code for sensor data acquisition (I2C for color sensor, ADC for line sensors) and motor control (PWM).

LabVIEW-to-Python Automation Project (Microchip)

  • Modernized the testing process by leading a software development project to convert legacy LabVIEW automation into Python, enhancing the reliability tester's functionality.
  • Developed automation scripts with hardware interface and network protocol integration, enhancing test throughput and data processing efficiency.

AI/ML RAG Project for Failure Analysis (Microchip)

  • Developed an AI-driven RAG system for failure analysis, utilizing a local 8B parameter LLM, custom embeddings, and an on-prem vector database.
  • Automated failure report analysis, significantly reducing time to insights and designing a scalable system architecture for efficient document processing.
Devin Jiang