VLSI Capstone Project Fall-24
● Designed a 4-bit SRAM memory unit schematic and translated it into a layout using Cadence Virtuoso.
● Executed LVS, DRC, and STA verification processes with Cadence tools and authored a comprehensive testing manual for manufactured chips
AC circuit analysis with Mutism simulation Spring 2024
Electric Circuits Lab