Yunjie Zhang
Ann Arbor,MI
Overview
1
1
year of professional experience
Work History
P6 Based Out-of-order RISC-V Processor
Project In Computer Architecture
01.2023 - 04.2023
- Designed and implemented reorder buffer and load store queue.
- Tested and maintained the reservation station to increase the performance by 50%.
- Interacted regularly with peers and management to pursue continuous improvement of facility operations and promote teamwork-focused environment.
Flex GAR System Intern
Intel Corporation
12.2021 - 03.2022
- Develop the guide of FPGA engineering position
- Evaluate the parameters of acceleration board D5005
- Participated in workshops and presentations related to projects to gain knowledge.
Education
Bachelor of Science - Computer Engineering
University of Michigan - Ann Arbor
Ann Arbor, MI04.2024
Bachelor of Science - Electrical And Computer Engineering
Shanghai Jiaotong University
Shanghai, CN08.2024
Skills
- Proficient in implementing computer architecture in System Verilog
- Adept in design of logical circuits in Cadence
- Skilled in programming with Python, C, C, Assembly, Matlab and Cuda
- Experienced in documenting with LaTex and Markdown
- Multitasking and Organizing
- Paperwork Management
Relevant Coursework
- Computer Architecture
- Data Structures and Algorithms
- GPU Programming
- Embedded System
- Digital Integrated Circuits
- Computer Vision
Awards
• The John Wu & Jane Sun Excellence Scholarship
• The Jackson and Muriel Lum Scholarship
Timeline
P6 Based Out-of-order RISC-V Processor
Project In Computer Architecture
01.2023 - 04.2023
Flex GAR System Intern
Intel Corporation
12.2021 - 03.2022
Bachelor of Science - Computer Engineering
University of Michigan - Ann Arbor
Bachelor of Science - Electrical And Computer Engineering
Shanghai Jiaotong University
Similar Profiles
Yanet MonterreyYanet Monterrey
IT Services Support Specialist at Architecture And Urbanism Project CompanyIT Services Support Specialist at Architecture And Urbanism Project Company
IAN ISRAEL FULOIAN ISRAEL FULO
Senior Architect /Project Team Leader at Project Design Plus Architecture Management Corp.Senior Architect /Project Team Leader at Project Design Plus Architecture Management Corp.
Vedant S KailasVedant S Kailas
Traffic Signal Controller Using System Verilog at Mini Project – Computer-Aided Digital Design - Designed a Mealy FSM to manage trafficTraffic Signal Controller Using System Verilog at Mini Project – Computer-Aided Digital Design - Designed a Mealy FSM to manage traffic
Ian CooperIan Cooper
FedEx Delievery Driver at K&D 24/7FedEx Delievery Driver at K&D 24/7
Aidan SullivanAidan Sullivan
Peer Advisor at Ignite NationPeer Advisor at Ignite Nation