Summary
Overview
Work History
Education
Skills
Websites
Timeline
Generic

Daniel Tueller

Baton Rouge

Summary

  • 2 Years of experience specializing in Digital System Design, Verification, RTL, board design, and embedded software design.
  • Proven track record in developing and optimizing complex digital systems, debugging and simulating RTL, performing CDC, verifying custom IP, performing STA, developing embedded software systems alongside FPGA hardware, and PCB design

Overview

3
3
years of professional experience

Work History

Microelectronics/FPGA R&D Engineer

Radiance Technologies
01.2024 - Current
  • Collaborated on designing custom high-speed board utilizing ethernet IP cores in Kria FPGA increasing bandwidth to 10Gb/s
  • SystemVerilog verification of custom RTL IP.
  • Developed PCIe drivers in C for hardware acceleration of a PUF M.2 form factor board
  • Independently developed C firmware for Zynq Ultrascale RFSoC for RF data collection
  • Performed static timing analysis to troubleshoot precision ADC/DAC data paths in Vivado, closed timing in the design across multiple CDCs and decreased latency by up to 50%
  • Utilized python scripting for data analysis automation to characterize manufacturing variation for PUF keys in hardware security research
  • Optimized mass data analysis python scripts for speed/low-latency decreasing runtime by 350%

Assoc. RF Test Engineer/Intern

Bascom Hunter Aerospace and Defense
08.2022 - 01.2024
  • Conducted and documented TB verification of VHDL controller for BLDC motor drivers using Libero tool and led design of high-voltage DC-DC flyback converter and power distribution board using Altium
  • Decreased maximum temp asymptote measured in Simulink by 10deg C = 10% of previous max temp
  • Designed RTD transmitter board and small form factor serial to 485/422 converter board
  • Wrote and executed extensive testing on RF signal excision system and implemented network stack in python for said system

Education

Bachelor of Science - Electrical Engineering

Louisiana State University

Skills

    Bus Protocols: AXI4, AXI4-Lite, AXIS, SPI, I2C

    Languages: SystemVerilog, Verilog, C/C, Python, TCL, HLS

    FPGA: RFSoC Ultrascale, Zynq 7000, Kria, Virtex

    Tools: Xsim, Vivado, Chipscope, Verilator, Linux

Timeline

Microelectronics/FPGA R&D Engineer

Radiance Technologies
01.2024 - Current

Assoc. RF Test Engineer/Intern

Bascom Hunter Aerospace and Defense
08.2022 - 01.2024

Bachelor of Science - Electrical Engineering

Louisiana State University

Similar Profiles

CREATE PROFILE
Daniel Tueller