Summary
Overview
Work History
Education
Skills
Personal Information
Timeline
Generic

Humayun Kabir

Yorkville,IL

Summary

Experienced electronics, test, verification, and validation engineer specializing in Design for Test (DFT) and chip characterization. Demonstrated expertise in test development for microprocessors, motor control ICs, and discrete devices, including parametric and validation testing for MOSFETs and IGBTs. Skilled in product engineering for high-volume manufacturing production lines, particularly in circuit board testing using ICT. Proficient in custom BLDC motor, compressor, and sensor development for medical devices. Adept at creating automated tests for motors using LabVIEW and Siemens hardware and software (PLC/LOGO programming). Developed acceptance tests for microprocessor-based electric vehicle controller boards. Experienced in wire harness design and test fixture development. Collaborated with the Automotive Power Electronics Group on next-generation EV inverter, battery management system, Vehicle to Grid charging, and battery thermal management system projects.

Overview

30
30
years of professional experience

Work History

Lead Reliability and Quality Engineer (Electrical/Electronics)

Navistar Inc
10.2021 - Current
  • Working on EV inverter, battery management system, Vehicle to Grid(V2G) charging and battery thermal management system
  • Involved in supplier validation and verification of a new product (Random and Sine vibration testing, EMC/EMI, Physics of Failure, Environmental testing, IPC inspection)
  • Actively participating in DFMEA, FMEA for new product and ensuring highest product quality from design phase to manufacturing
  • Drive reliability improvement by statistical methods in manufacturing and design processes
  • Supports reliability and quality product issues by warranty data analysis (WIA, Reliasoft Weibull++, Power BI)
  • Involved in design, defining test parameters, and manufacturing new product in overseas
  • Provides technical support for products quality development, Evaluate Failure Analysis data, new product certification, and cost reduction
  • Reduce future failure by implementing durability and field vehicle testing
  • Approve Engineering change and supplier part selection

Systems Integration Engineer (Ventilator)

Philips Medical
04.2020 - 10.2021
  • Actively involved in multiple FDA CAPA evaluation, analysis, peer, and design review
  • Defined systems and subsystems essential requirements for test/verification/verification protocol
  • Responsible for ensuring integration of ventilator’s functionality that includes EMC/EMI/AIM compliance, flow, O2 and CO2 sensors, PCBA, blower motor, lithium battery and power supply
  • Worked in systems risk control and hazard analysis related to 510K submission and traceability
  • Familiar with European/Canadian medical device standards and documentation process
  • Responsible for assisting in design verification/validation, ECO, FMEA, field failure analysis

Senior Principal Quality Engineer

Northrop Grumman
07.2018 - 04.2020
  • Responsible for improving overall product quality, testing, validation, and system integration
  • Utilized Root Cause Analysis, Kanban, and Kaizen methods daily to reduce fallout, enhance manufacturing and testing process
  • Corrective action is applied extensively in all phases of engineering to produce many robust high-quality systems
  • Approve Discrepancy Report (DR) request daily from Mechanical, Manufacturing, Test Engineering, and production line
  • Analyze and approve Stock Purge of defective parts and non-conforming materials
  • Teach and guide junior test engineer in trouble shooting techniques, identify failed circuits areas, prevent repeat CCA/Module failures, and reduce Return to Vendor (RTV) occurrence

Senior Test Development Engineer (Global Propulsion System)

General Motors
10.2015 - 07.2018
  • Developed acceptance test criteria and procedure for automotive inverter controller circuit board
  • Worked extensively in the lab to characterized microprocessor and CPLD based circuit boards that required automotive related functional testing and validation
  • Created test system that is based on LabVIEW hardware (PXI) and software
  • Defined end of the line (EOL) circuit board testing (ATE) and manufacturing in overseas facilities during bring up of a new product
  • Analyzed schematics and validated functional testing of gate driver board
  • Designed test box system and test interfaces for Power Train inverter board
  • Created and enhanced test panel by LabView programs for various system and projects
  • Designed and directed technicians to build wire harness cables and test fixture
  • Debugged controller board failures with GPIB,CAN BUS,LIN,UART,SPI,I2C,GRID
  • Designed validation program with LabVIEW and suggested optimum solution for next generation electric cars
  • Actively involved in schematic and PCB design verification team for improved test points, identification/suggestion for next generation controller circuit boards (familiar with Cadence Allegro, Altruism, KiCAD and Eagle)

Patent Examiner (Test and Measurement Unit)

United State Patent and Trademark Office (USPTO)
07.2014 - 06.2015
  • Performed Patent examination in the following area: sensors measurement, LED-LCD panel test, X-Ray, LIDAR sensors and systems, infrared sensor devices and scanners, motor controls, battery testing devices, fault detecting in electric circuits, Integrated Circuits, electronics components under test, magnetic flux detector sensors, Optical sensors, Digital Signal Processing, Image processing, Airborne hazard detection system, RF Systems, Oil field drilling techniques

Senior R & D Test Engineer

Inova Labs (Medical Device)
05.2013 - 01.2014
  • Developed and managed new lighter and cheaper portable oxygen concentration device project from R & D to final product release
  • Worked with LabVIEW on compressor / motor testing automation in the laboratory and implemented automated test data collection for analysis
  • Conducted researched and development work on motor, compressor, proportional valve controller, sensors, and hardware for future generation Oxygen Concentrator
  • Familiar with FDA 510(K) and CAPA process and documentation
  • Directed and oversaw test lab upgrades such as new instrument selection and integration in the test lab including hardware and software validation
  • Directed offshore designers and manufacturer for new prototype motor /compressor design and test parameters
  • Wrote automation programs with Siemens LOGO (Logic/PLC) to support production needs
  • Evaluated needs of research and development work on motor, compressor, valves, proportional valve controller, tubing, sensors, and hardware (PIC microcontroller) for future Oxygen Concentrator which resulted in a laboratory overhaul
  • Designed DC-DC Buck Boost converter with Texas Instrument IC and simulated SPICE Model to identify right components for DC-DC power Supply
  • Helped sustaining engineering group in production testing and debugging existing products

Systems Engineer

NEC corporation
10.2012 - 05.2013
  • Responsible for managing and maintaining Biometrics AFIS (Automatic Fingerprint Identification System) for law enforcement agencies in Texas
  • It included monitoring DELL / NEC server system performance, daily storage tape backup, Analyzed customer load submission, Oracle and NEC server weekly maintenance, SAN and DPS equipment support, remote technical desktop/application support for customer (TCP/IP, DSL, Network connectivity, Fiber Optics), debugging system errors and repairing equipment, utilized MYSQL database to update records

Test Development Engineer (Hardware Test)

IBM Corporation
02.2001 - 03.2012
  • Developed Test Patterns (LBIST, ATPG, ABIST) and simulated circuits for microprocessor to achieve higher test coverage (stuck at faults) from Cadence (Encounter) for various Test Modes (DC and AC parameters) based on fault model
  • Simulated LBIST (Logic Built In Self-Test), ABIST verification for scan chain configurations, logic signatures, PRPG and MISR gating, OPCG (On Product Clock Generation) and test coverage (both DC and OPCG) with Cadence
  • Built fault model (stuck at faults) for microprocessor from Cadence (Encounter) and analyzed for missing macros, floating nets and pins, faulty connectivity, and missing books (Test Structure Verification check)
  • Validated XBOX Chips (CPU /GPU /EDRAM / Memory controller / I/O) with scripts and simulation in the lab
  • Tested chips from various lots and corners, created shmoo charts (Fmax, Power, Temp variation), Validated Encryption/ Decryption engine for XBOX consoles
  • Performed wafer defect and yield analysis for chips from various FABs and Produced TMD (Test Manufacturing Data) which are used in Pre/ Post silicon chips
  • Used scan based (Deigned For Test, JTAG IEEE 1149.1) guidelines to produce test patterns for microprocessor in UNIX environment
  • Created manual test patterns and ran simulation to verify functionality, namely, Digital Thermal Sensors, Skew and Jitter, Phase Lock Loop (PLL) circuits
  • Reduced test time by analyzing circuits for improved test coverage (Increased testability from 80% to 99.50%)
  • Performed analysis for missing circuit blocks, floating nets and pins, faulty connectivity, and missing books (Test Structure Verification check) and advised designers on how to improve test coverage in VHDL with optimum test points
  • Utilized DMM, Oscilloscope, Spectrum Analyzer, Frequency Generator, precision power supply current sensors, differential probes for test

Integrated Circuit Evaluation Engineer

International Rectifier
07.1998 - 02.2001
  • Extensive Bench Test experience characterizing new IC’s and discrete component such as MOSFET, IGBT (Lighting, Motor Control Drivers)
  • Performed various destructive tests such as Latch up, Dv/Dt, ESD on power IC’s, MOSFET, IGBT
  • Tested discrete MOSFET devices parameters such as VGS,VDS,VDG, Idss, Igss, Rds(on)
  • Done parametric test on IC’s for Ton, Toff, Trise, Tfall, set up and hold tine ,IQCC, IQBS, ILEAK, ISINK, ISOURCE ,VOL, VOH , VIL , VIH , (Both Static and Dynamic)
  • Tested DC-DC Converter (Buck, Boost) and LED drivers for efficiency
  • Collected data from ATE and final probe test results and perform statistical analysis to calculate Max & Min values (Multiple dates & lots)
  • Designed test circuit, constructed boards for new experiments and applied Signal Integrity test on it
  • Generated data sheets & graphs for all parameters (Min, Typical, and Max Limits) for Data Book
  • Worked with failure analysis engineer in number of failure analysis projects
  • Tested High Voltage (1000V) Controlling IC for Motor and Power Rail

Jr. Systems Engineer - Instructional Media Center

California State University Hayward
03.1996 - 07.1998
  • Maintained Analog and Digital video communications network including a Multi-point, Compressed-video network (Dedicated T1 line), Multiple Fiber Optics (single, multimode) distribution, CCTV cable installing for the classroom
  • Troubleshot problems in distance learning classrooms during video conferencing (DSL line, Echo, audio difficulties, video signal loss, and network troubles), utilized Crestron Audio/Video Control System for quality transmission
  • Designed audio-visual and media presentation classroom systems and facilities
  • Enhanced audio/video quality during multipoint conference
  • Supported portable wireless communication sets for professors in the classroom

Manufacturing /Product Engineering Associate (Temp position)

Solectron Corporation
04.1995 - 02.1996
  • In Circuit Test on Teradyne Test Equipment
  • Performed circuit boards debugging with DMM, Oscilloscope, Function Generator, logic probe, and Teradyne test software
  • Evaluated Manufacturing Process Capability (Cp, Cpk) and Process Performance (Pp, Ppk)
  • Applied Six Sigma and LEAN manufacturing methods to reduce board defects
  • Enhanced test software (CRC, Tolerance, manipulation of nodes, frequency Guarding, stim and measure points)
  • Performed routine maintenance and diagnostics on Teradyne VP1800
  • Trained technicians on troubleshooting boards by utilizing test equipment
  • Reduced failed boards by detailed analysis of process defects and directed the manufacturing engineering team for solution (SMT, missing and reversed components, solder bridge, excess flux)

Education

Bachelor of Science - Electrical Engineering

San Francisco State University
San Francisco, California

Skills

  • Certified Black Belt (DFSS)
  • Quality Engineering methods
  • Bench Testing ICs
  • Discrete device characterization
  • Microelectronics
  • Datasheet generation
  • LabVIEW GUI programming
  • Cadence Encounter Test Pattern development
  • Analog/digital circuit simulation
  • Debugging
  • Manufacturing circuit board
  • In Circuit Testing (ICT)
  • Statistical analysis
  • Power Electronics
  • DC-DC switching power supply design
  • BLDC motor characterization
  • Control and automation
  • LED driver design
  • TI WEBENCH design
  • Wafer defects and yield analysis
  • System engineering
  • LTSpice SPICE simulation
  • Chip validation
  • UNIX
  • Automotive Electronics
  • MATLAB
  • SIMULINK
  • Test fixture design
  • Wire harness design
  • Automated test panel design
  • High voltage training
  • SAP
  • Systems Integration of Medical Devices
  • DFMEA
  • FMEA
  • 510K
  • PDLM
  • GEMBA
  • FDA documentation
  • CAPA documentation
  • EMC testing
  • EMI testing
  • AIMS compliance testing
  • Quality and Compliance (Medical Devices)
  • ISO 13485
  • IEC 60601

Personal Information

Citizenship: US Citizen

Timeline

Lead Reliability and Quality Engineer (Electrical/Electronics)

Navistar Inc
10.2021 - Current

Systems Integration Engineer (Ventilator)

Philips Medical
04.2020 - 10.2021

Senior Principal Quality Engineer

Northrop Grumman
07.2018 - 04.2020

Senior Test Development Engineer (Global Propulsion System)

General Motors
10.2015 - 07.2018

Patent Examiner (Test and Measurement Unit)

United State Patent and Trademark Office (USPTO)
07.2014 - 06.2015

Senior R & D Test Engineer

Inova Labs (Medical Device)
05.2013 - 01.2014

Systems Engineer

NEC corporation
10.2012 - 05.2013

Test Development Engineer (Hardware Test)

IBM Corporation
02.2001 - 03.2012

Integrated Circuit Evaluation Engineer

International Rectifier
07.1998 - 02.2001

Jr. Systems Engineer - Instructional Media Center

California State University Hayward
03.1996 - 07.1998

Manufacturing /Product Engineering Associate (Temp position)

Solectron Corporation
04.1995 - 02.1996

Bachelor of Science - Electrical Engineering

San Francisco State University

Similar Profiles

CREATE PROFILE
Humayun Kabir