Jae Cho
Saratoga,CA
Summary
Dependable leader with a proven track record at AMD and Xilinx, expert in product development and operational excellence. Spearheaded the unification of manufacturing processes and the high-volume ramp of cutting-edge technologies, achieving >99% yield and lower product cost. Excelled in supplier management and fostering team collaboration, ensuring the seamless delivery of high-quality products.
Overview
12
12
years of professional experience
Work History
CVP of External Manufacturing Operations(EMO)
AMD
09.2022 - 11.2024
- Consolidated and unified AMD and Xilinx manufacturing process, supplier quality, and engineering practices of all of the suppliers including, Substrates, Assembly, Bump, Wafer Sort, and Test.
- Managed high volume ramp of CoWoS and HBM3 with key suppliers, including TSMC, Samsung, and others. Implemented new production tests at OSATS without impacting the ramp.
- Promoted a collaborations and maintained close relationships with the leaders of key suppliers, including TSMC, Samsung, SPIL, Ibiden, UMTC, KYEC, etc.
- Improved the impedance variation and via integrity from the substrate suppliers without impacting overall yield and cost.
CVP of Global Operations
Xilinx
03.2013 - 09.2022
- Lead Engineering and Operations teams to develop and maintain from NPI to Production of all Xilinx products. Successfully oversaw multiple generations of FPGA families from product inceptions to high volume production.
- Developed and implemented highly efficient NPI processes, including product debug, qualifications, characterization, product yield & quality improvements, test development, that assured very high quality and timely delivery of key milestones.
- Using SMART Operations, drove very predictable product supply by producing "Known Good Die" and making the final tests simple and > 99+% yield.
- Managed Automotive grade products with less than 10PPM without implementing production burn-in.
- Developed & managed overall ATE test strategy & executions including product characterization and production test patterns and test programs.
- Support the quarterly revenue goals by closely working with the planning team and key suppliers, including TSMC, SPIL, UMTC, and KYEC.
Education
Bachelor of Science - EEAP
Case Western Reserve University
Cleveland, OHSkills
- Strategic partnerships
- Program Management
- Product Development
- Organizational development
- Team building
- Managing operations and efficiency
- Complex Problem-solving
Accomplishments
Initiate and enabled SMART Operations as Xilinx manufacturing process that greatly improved the quality while improving the yield. SMART Operations is the POR for all Xilinx products being produced today.
8 US patents and 2 time Ross Freman Awards
Won two Ross Freman awards for Smart Operations and LNDB(Leave No Die Behind).
Languages
Korean
Professional Working
Timeline
CVP of External Manufacturing Operations(EMO)
AMD
09.2022 - 11.2024
CVP of Global Operations
Xilinx
03.2013 - 09.2022
Bachelor of Science - EEAP
Case Western Reserve University
Similar Profiles
Martha DrewsMartha Drews
Executive Assistant at AMDExecutive Assistant at AMD
Desirae AndersenDesirae Andersen
Memory Validation Lab Technician at AMDMemory Validation Lab Technician at AMD
Colton RetzloffColton Retzloff
Business Planning Analyst at AMDBusiness Planning Analyst at AMD