I know C++, Python, and some Java, with strong experience in System Verilog and RISC-V assembly programming. One of my most challenging and rewarding academic projects involved designing a Central Processing Unit from the ground up. Then I later optimized its performance by implementing pipelining and integrating a cache system. I am always eager to learn new concepts and continuously improve my skills.