Digital Alarm Clock using FPGA
Verification of Serial Peripheral Interface
SystemVerilog Verification Environment/TestBench for Memory Model
Design of Serial Peripheral Interface
Senior Safety Coordinator (Data Center- Edge-core) at Cupertino ElectricSenior Safety Coordinator (Data Center- Edge-core) at Cupertino Electric
Server at 20twenty Cheese BarServer at 20twenty Cheese Bar
Behavioral Health Technician at Silicon Valley RecoveryBehavioral Health Technician at Silicon Valley Recovery
Retail Relationship Banker at BMORetail Relationship Banker at BMO
SoC Design Verification Engineer at INTELSoC Design Verification Engineer at INTEL