Praveen Dani
Milpitas,CA
Summary
Sales executive with 20+ years of experience in sales, business development, engineering, and technical procurement. Expertise in driving revenue growth and leading cross-functional teams to achieve strategic objectives. Demonstrated success in enhancing customer relationships and delivering measurable results in competitive environments.
Overview
24
24
years of professional experience
Work History
Group Director IP & ASIC Sales
Cadence Design Systems
San Jose, California
01.2015 - Current
- Spearheaded NA IP and ASIC sales and business development, driving substantial revenue growth and market penetration. Exceeded individual and team's business targets every year.
- Closed the first-ever IP enterprise contract with Intel, resulting in 6X business growth over 7 years.
- Displaced competition at AMD and Microsoft by leveraging relationships, understanding of customer requirements, and the competitive landscape.
- Cultivated executive-level relationships at tier-1 accounts, such as Intel, AMD, Microsoft, Meta, and Google, to drive IP and ASIC business development.
- Partnered with ASIC suppliers to improve Cadence IP competitiveness at the system level, followed up by joint business development.
- Formulated comprehensive strategies, including 2.5D IP and chiplet development, with Marketing to expand the business footprint.
- Earned multiple awards on a consistent basis, including IP Sales of the Year and Top 25 Salesperson, for exceptional performance.
Solution Architect Intel custom foundry
INTEL CORPORATION
01.2014 - 01.2015
- Qualified and managed business opportunities in partnership with BD and PM teams in the consumer and mobile segments for Intel Custom Foundry to expand the ICF footprint in the foundry landscape.
- Managed customer relationships, influenced process definition, IP roadmap, and responded to RFIs.
- Evaluated ASIC services and IP providers to expand ICF ecosystem.
Supplier Management
INTEL CORPORATION
01.2013 - 01.2014
- Successfully managed and taped out multiple IPs and test chip development with leading external IP suppliers for Intel Custom Foundry.
- Key challenges included driving decisions for supplier selection, influencing supplier executives to support Intel unique requirements, and driving consensus on EDA tools and flow for IP development.
- Drove negotiations with one of the major ICF customers and IP vendors to close the specs, and business terms which was critical to win the business.
Engineering leadership and IC roles
INTEL CORPORATION
01.2002 - 01.2013
- Managed globally dispersed engineering team to develop low power memory interface IPs on 22nm silicon process.
- Delivered first integrated clocking system on 65nm process, reducing BOM costs and board area.
- Designed multiple design blocks, including patented frequency synthesizer and analog circuits for PCI-E gen2.
- Drove product development team to debug silicon issues, achieving high yield and minimizing DPM risk.
- Led CAD tool flow development to optimize design collateral and enhance TTM.
- Developed CAD tools for fast spice simulations, static timing analysis, and reliability verification.
- Implemented efficient workflows, improving productivity across engineering teams.
Education
ME - ECE
University of Utah
Salt Lake City, USA01.2002
Cadence High- Performance Leadership Program -
UC Berkeley
Berkeley, CAMachine Learning -
Coursera/Stanford
Program management course -
Stanford
Inspiring and Motivating Individuals -
Coursera/ Univ of Michigan
Skills
- Sales strategy and management
- Effective communication skills
- Contract negotiation expertise
- Semiconductor engineering knowledge
- Team leadership
Patents
- Synchronous Frequency Synthesizer, 03/01/10
- Random Number Generator, 07/01/09
Timeline
Group Director IP & ASIC Sales
Cadence Design Systems
01.2015 - Current
Solution Architect Intel custom foundry
INTEL CORPORATION
01.2014 - 01.2015
Supplier Management
INTEL CORPORATION
01.2013 - 01.2014
Engineering leadership and IC roles
INTEL CORPORATION
01.2002 - 01.2013
ME - ECE
University of Utah
Cadence High- Performance Leadership Program -
UC Berkeley
Machine Learning -
Coursera/Stanford
Program management course -
Stanford
Inspiring and Motivating Individuals -
Coursera/ Univ of Michigan
Similar Profiles
James O’SullivanJames O’Sullivan
Analog Design Engineer at Cadence Design SystemsAnalog Design Engineer at Cadence Design Systems
Nishanta BoroNishanta Boro
Lead Software Engineer at Cadence Design SystemsLead Software Engineer at Cadence Design Systems
Rashmi GirdharRashmi Girdhar
Principal Technical Communications Engineer at Cadence Design SystemsPrincipal Technical Communications Engineer at Cadence Design Systems
Shuyi LeiShuyi Lei
Software Engineer at Cadence Design SystemsSoftware Engineer at Cadence Design Systems
Vincent A. GonzalesVincent A. Gonzales
Materials Handler at Randstad Staffing (GXO/Applied Materials)Materials Handler at Randstad Staffing (GXO/Applied Materials)