Summary
Work History
Education
Skills
Websites
Research Experience
Timeline
Generic

SAMUEL LEE

Fremont,CA

Summary

My research interests are in computer architecture, particularly microarchitecture and energy-efficient accelerator design. I am excited by work that explores power-performance trade-offs through hardware–software co-design, such as power-gating mechanisms and architectural support for AI workloads.

Work History

Digital Design Verification Engineer

Global Unichip Corporation(GUC)
2025.06 - 2025.07
  • Developed Verilog testbenches and detailed test plans, ensuring protocol compliance and full functional coverage.
  • Verified vendor behavioral models for simulation-based verification, validating read, program, and erase operations on the serial flash.
  • Designed and verified an APB-to-SPI converter IP for interfacing APB3/APB4 with MX25L1005 SPI flash memory.
  • Collaborated with engineers on architecture refinement and documentation.

Education

Bachelor of Science - Computer Engineering

University of Illinois Urbana-Champaign
2027-05

Skills

  • Programming Languages: Verilog, SystemVerilog, RISC-V Assembly, C, C, Python
  • Frameworks/Tools: Synopsys Design Vision, Verdi, Git, Xilinx Vivado, KiCad
  • Award and Certificate: MIT Data Science and Machine Learning Certificate, Johns Hopkins University Web Developer Certificate

Websites

Research Experience

Project Team Member

National Tsing Hua University and National Yang-Ming Chiao Tung University

  • Assisted in developing a novel Covid-19 diagnosis machine that uses Convolutional Neural Networks to analyze ECG data, earning third in 2022 ARC AIoT Design Contest hosted by Synopsys.
  • Participated in a self-driving motorcycle project that earned second place in 2023 ARC AIoT Design Contest hosted by Synopsys.

Timeline

Digital Design Verification Engineer

Global Unichip Corporation(GUC)
2025.06 - 2025.07

Bachelor of Science - Computer Engineering

University of Illinois Urbana-Champaign

Similar Profiles

  • ANURAG KARANURAG KAR

    Engineering Manager - Digital Design at Espressif SystemsEngineering Manager - Digital Design at Espressif Systems

  • Ravali PashamRavali Pasham

    Senior SoC Design Verification Engineer at INTEL CORPORATIONSenior SoC Design Verification Engineer at INTEL CORPORATION

  • SUVOJIT GHOSHSUVOJIT GHOSH

    Design Verification Engineer at Chipex Technologies Pvt LtdDesign Verification Engineer at Chipex Technologies Pvt Ltd

  • BHARATH CHITTIMILLABHARATH CHITTIMILLA

    Design Verification Engineer at Infosys Ltd.Design Verification Engineer at Infosys Ltd.

CREATE PROFILE
SAMUEL LEE